



IN THE UNITED STATES PATENT & TRADEMARK OFFICE

IN RE APPLICATION OF:

Craig NEMECEK

: GROUP ART UNIT:

SERIAL NO: 09/975,105

:

FILED: OCTOBER 10, 2001

: EXAMINER:

FOR: HOST TO FPGA INTERFACE IN
AN IN-CIRCUIT EMULATION
SYSTEM

#7 Pre Amerast A
JZ Haywo
12/02

RECEIVED

PRELIMINARY AMENDMENT

NOV 22 2002

Technology Center 2100

COMMISSIONER FOR PATENTS
WASHINGTON, D.C. 20231

SIR:

Prior to examination of the above-identified application, consideration of the following Amendments and Remarks is respectfully requested.

IN THE SPECIFICATION

Please replace the paragraph at page 1, lines 10-27 with the following paragraph:

This application is related to U.S. Patent Application Serial No. 09/975,115, docket number CYPR-CD00182, to Warren Snyder, et al., entitled "IN-SYSTEM CHIP EMULATOR ARCHITECTURE"; and to U.S. Patent Application Serial No. 09/975,104, docket number CYPR-CD00183, to Warren Snyder, entitled "CAPTURING TEST/EMULATION AND ENABLING REAL-TIME DEBUGGING USING AN FPGA FOR IN-CIRCUIT EMULATION"; and to U.S. Patent Application Serial No. 09/975,030, docket number CYPR-CD00185, to Warren Snyder, et al., entitled "EMULATOR CHIP/BOARD ARCHITECTURE AND INTERFACE"; and to U.S. Patent Application Serial No. 09/975,338, docket number